Appl. No. 10/722,218

Declaration under 37 C.F.R.? .131

Patent/Docket No. 24061.149 Customer No. 000042717

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:	?	
Shui-Ming Cheng, et al.	?	Group Art Unit: 2814
	?	
Serial No.: 10/722,218	?	
	?	Examiner: Cao, Phat X.
Filed: November 25, 2003	?	•
1 1100, 11010	?	
For: Semiconductor Device Having High Drive	§	Confirmation No.: 6790
Current and Method of Manufacture	§	
Therefor	§	

Mail Stop RCE

Commissioner of Patents P. O. Box 1450 Alexandria, VA 22313-1450

DECLARATION UNDER 37 C.F.R.? 1.131

I, Yi-Ming Sheu, declare and say that:

- 1. I am one of the four sole inventors of the subject matter disclosed and claimed in the above-identified application.
- At all times set forth herein, I was an employee of Taiwan Semiconductor
 Manufacturing Co., Ltd., the assignee of the above identified application (hereinafter referred to as SMC?, in Taiwan.
- 3. The invention claimed in the above-identified application was reduced to practice prior to August 12, 2003, the filing date of U.S. Patent App. No. 10/639,170, which is the parent application of divisional U.S. Patent App. No. 11/407,633, as evidenced by the TSMC Invention Disclosure form that I approved before August 12, 2003. A reducted copy of the TSMC Invention Disclosure form is attached.
 - 4. All of the activities described above occurred in Taiwan.

Appl. No. 10/722,218 Declaration under 37 C.F.R.? .131 Patent/Docket No. 24061.149 Customer No. 000042717

I declare that all statements made herein of my knowledge are true and that all statements made on information and belief are believed to be true and that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code.

Yi-Ming Show

Date: Aug - 06 - 2007

TSMC INVENTION DISCLOSURE



SMCHENGA/TSMC on

09:38:34 AM

Status: 待智財處處理

24061,14

Current Processer: 005728: 謝淑惠

7	

Disclosur No.		-0959	Received date		3	Process priority
Emp: No	Full name of	inventori S)	Dept and	E Deptar	EXE NO.	Earnal Parkinieses
for ments inventors from the	English, ine same as passports					
ortside of tsmc please use X601						SMCHENGA@tsmc.com.tw
025302	Shui-Ming Cheng	鄭水明	ADTD	2362	712-512 5	SMCHENGA@tsmc.com.tw
024734	Ka-Hing Fung	馮家馨	ADTD	2362	712-519 0	KHFUNG@tsmc.com.tw
025246	Kuan-Lun Cheng	程冠倫	ADTD	2362	712-512 8	KLCHENG@tsmc.com.tw
007519	Yi-Ming Sheu	許養明	ADTD	2362	712-583 6	YMSHEU@tsmc.com.tw

- Title of invention (English only) Method of manufacturing the semiconductor device with high drive current
- Related disclosure(s) -
- Assignee 本發明屬於1.TSMC 或 2.由TSMC與其他公司共同擁有 ● 1. TSMC ○ 2. TSMC &
- Laboratory Notebook / 研究紀錄簿相關資訊

This idea was shown on page of the laboratory notebook with serial number of (such as 2002-00036).

Please attach a copy of the related pages.

- Invention related information / 本發明相關資訊 -
 - 1. Will this invention be disclosed, published, utilized, commercialized or implemented in Customer's product(s)?
 - No. Yes. When (ex. 图 客戶產品的日期, 以加速申請流程. 請務必填寫本發明之預定論文發表或展覽或販賣或實施於
 - 2. Other special request:

- References similar to the invention / 與本發明相關的論文及/或專利 (Please search for related patents on USPTO website / www.uspto.gov)
 - 1. keyword(s) used / 專利查詢所使用的關鍵字: stressed channel
 - 2. Related patent number(s) / 相關的專利號碼: "US2003/0080361 A1
 - 3.Related Non-Patent article(s) and/or product(s) / 其他相關的論文名稱或產品型號:
- Old method(s) or product(s) for performing the purpose of this invention / 目前方法簡介 (English only)
 device with stressed channel can improve drive current but only favor for NFET or PFET by using CESL and S/D SiGe epi.
- Problems or disadvantages faced by old method(s) or product(s) / 目前方法所面臨的問題及缺點 (English only)
 high drive current only for NFET or PFET can not integrate together by using CESL and S/D SiGe epi
- General purpose of this Invention / 發明目的 (English only) Combining CESL and S/D SiGe epi to improve drive current for both NFET and PFET
- Advantages of this invention / 本發明的好處或優點 (English only) High drive current ease to integrate NFET and PFET
- Points of this invention thought to be novel, list by items. Please identify which elements/steps are must and which elements/steps are optional / 請逐項列舉爲達成發明目的所使用的新方法或手段, 即, 本發明與目前方法的主要不同處, 並請指出必要及非必要元件 (English only)

dummy nitride spacer to reduce the thermal buget for SiGe epi (if SiGe epi thermal is lower enough, dummy nitride spacer can be deleted) recessed S/D to enhance NFET tensile CESL stressed level raised S/D to relief PFET tensile CESL stressed level and improve S/D engineering margin

- Detailed description of this invention / 發明的詳細敘述, 至少帶包括一最好的實施例, 及/或其他適用於本發明的範例 (English only) refer to attached ppt
- Other embodiments/methods/apparatus can be used to achieve the purpose of your invention by a potential infringer./其他可實施本發明目的的手段?或其他可迴避本發明的範例及做法? no



● Attachments / 圖形請用附加檔: patent_High_Ion_processlow.ppt

SIGNATURE OF WITNESS

WITNESS: THE TWO
WITNESSES WHOSE
SIGNATURES APPEAR BELOW
HAVE READ AND UNDERSTOOD
THIS ENTIRE INVENTION
DISCLOSURE.

DISCLOSURE SUBMITTED BY			
INVENTORS' EMPNO	INVENTORS' NAME	INVENTOR'S SIGNATURE	DATE

025302	鄭水明	Region 1	
024734	馮家 馨	馮家馨	
025246	程冠倫	程記倫	
007519	許義明	海 教 和	

Processing Log:






Motivation

- From the literatures, we know that the tensile and compressive compressive CESL into CMOS technology. Even for S/D-SiGe respectively. But it is hard to integrate both tensile and CESL will improve drain current for nFET and pFET, method only improves pFET drive current.
- So here, we propose a new integrated scheme with high drive current for both nFET and pFET by combining tensile CESL and SiGe.

Shui-Ming Cheng

Advanced Device Technology Development TSMC Confidential Sec-C




Key Process Flow (1)

5. S/D Etch Oxide Dep.

Gate dielectric

6. NMOS PR Photo Oxide Remove



STI

STI

ST

NMOS

PMOS

Oxide

Hard Mask

Oxide

7. S/D Etch

SEG (SiGe)
Gate dielectric
Hard Mask Nitrid Oxide
ST1
ST1
FMOS
NMOS

Oxide

Nitrid

Hard Mask

PR Photo

Gate dietectric

Shui-Ming Cheng Advanced De


STI

STI

STI

Advanced Device Technology Development TSMC Confidential Sec-C


٠,




Key Process Flow (1)



Gate dielectric





STI

R.

NMOS


PMOS

Oxide

Njtrid


15. NMOS PR Photo PSD I/I

PR Strip



14. PMOS PR Photo NSD I/I


NSD I/I PR Strip Gate dielectric



Shui-Ming Cheng /


Advanced Device Technology Development TSMC Confidential Sec-C


16. Salicided Tensile CESL





Advanced Device Technology Development TSMC Confidential Sec-C

Shui-Ming Cheng









Stress Enhancement for Recessed/Raised S/D

Cut line 100A below gate oxide

